Data Sheet

治精微
ZJW

## Precision，18－bit 8／4－Channel 400 kSPS SAR ADC

## Features

－18－bit resolution with no missing codes
－Throughput： 400 kSPS
－INL：$\pm 1.5$ LSB
－DNL：－0．6／＋0．8 LSB
－Dynamic Range： 95 dB
－SNR： 94.5 dB
－THD：－ 105 dB
－Single－ended or Pseudo Differential Range： $0 \vee \sim V_{\text {REF }}$
－Pseudo Differential Bipolar Range：$\pm \mathrm{V}_{\text {ref }} / 2$
－No pipeline delay
－Single supply： $4.75 \mathrm{~V} \sim 5.25 \mathrm{~V}$
－Logic interface：1．8 V／2．5 V／3V／5V
－Package：QFN－20
－Operating temp range：$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Applications

－Relay protection
－Precision data acquisition
－Automated testing
－Battery test
－Optical communication

## Block Diagram



Figure 1．Block Diagram

## General Description

The ZJC2102／4－18 is an 8／4－channel， 18 －bit，SAR analog－to－ digital converter（ADC）．It operates up to 400 kSPS from a single power supply．

The ZJC2102／4－18 contains an 18－bit SAR ADC with no missing codes，an 8／4－channel，low crosstalk multiplexer to configure the inputs as single－ended，pseudo differential unipolar or bipolar； an internal low drift reference（selectable 2.5 V or 4.096 V ）and reference driver；a temperature sensor；a selectable one－pole filter；and a digital sequencer which is useful for channels being continuously scanned in order．

The ZJC2102／4－18 uses a SPI interface for writing configuration register and receiving conversion codes．The digital interface uses a separate supply，VIO，which should be set to the host logic level．

ZJC2102／4－18 is available in 20－lead QFN packages．It is pin compatible with industry standard parts．

## Typical Characteristics



Figure 2．AC Characteristics

## Table of Contents

Features1
Applications ..... 1
General Description ..... 1
Block Diagram ..... 1
Typical Characteristics ..... 1
Table of Contents ..... 2
Version (Release B) ..... 3
Revision History .....  3
Pin Configurations and Function Descriptions ..... 4
Absolute Maximum Ratings .....  6
Thermal Resistance .....  6
Specifications .....  7
Timing Specifications ..... 10
Typical Performance Characteristics ..... 12
Theory of Operation ..... 15
Circuit Structure ..... 15
Convertor Operation ..... 15
Transfer Function ..... 16
Typical Connection ..... 18
Fully Differential to Single-ended Driver ..... 19
Input Configurations ..... 20
Internal Reference / Temperature ..... 20
External Reference and Internal Buffer ..... 21
External Reference ..... 21
Power Supply ..... 23
Digital Interface ..... 24
Reading / Writing During Conversion ..... 24
Reading / Writing After Conversion ..... 24
Reading / Writing Spanning Conversion ..... 24
Configuration Register ..... 24
General Timing Without a Busy Indicator ..... 27
General Timing with a Busy Indicator ..... 27
Channel Sequencer ..... 28
RAC Without a Busy Indicator ..... 29
RAC with a Busy Indicator. ..... 30
Layout Guidelines ..... 32
Outline Dimensions ..... 33
Ordering Guide ..... 34
Product Order Model ..... 34
Related Parts ..... 35

## Version (Release B) ${ }^{1}$

Revision History

## November 2023 ——Release B

a few pictures and parameters Updated

## August 2023 ——Release A

[^0]
## Pin Configurations and Function Descriptions



Figure 3. ZJC2102-18 Pin Configuration


Figure 4. ZJC2104-18 Pin Configuration

Note: The exposed pad has no internal connection. Connect the pad to GND.

| Mnemonic |  | Pin No. | Pin Type | Description |
| :--- | :--- | :--- | :--- | :--- |
| VDD | VDD | 1,20 | Power Supply | Power Supply. Nominally 4.75 V to 5.5 V when using an external <br> reference and decoupled with $10 \mu \mathrm{~F}$ and 100 nF capacitors. |
| REF | REF | 2 |  | External Reference Input or Internal Reference Buffer Output. <br> When the internal reference is enabled, it outputs a selectable <br> reference 2.5 V or 4.096 V . When the internal reference is <br> disabled and the buffer is enabled, REF produces a buffered <br> reference voltage of the REFIN pin (4.096 V maximum). <br> This pin needs decoupling with an external 10 or 22 $\mu$ F capacitor <br> close to REF pin. See the Reference Decoupling section. |
| REFIN | REFIN | 3 | Analog Input or Output |  |


| COM | COM | 10 | Analog Input | Common Channel Input. All input channels, can be referenced <br> to a common-mode point of 0 V or VREF $/ 2$. |
| :--- | :--- | :--- | :--- | :--- |
| CNV | CNV | 11 | Digital Input | Convert Input. On the rising edge, CNV initiates the conversion. <br> During conversion, if CNV is high, the busy indictor is enabled. |
| DIN | DIN | 12 | Digital Input | Serial Data Input. This data input is used for writing to the 14-bit <br> configuration register. |
| SCK | SCK | 13 | Digital Input | Serial Clock Input. This clock input is used to clock out the data <br> on SDO and clock in data on DIN in an MSB first fashion. |
| SDO | SDO | 14 | Digital Output | Serial Data Output. The conversion codes are output on this pin <br> by SCK. In unipolar modes, conversion codes are straight binary; <br> in bipolar modes, conversion codes are twos complement. |
| VIO | VIO | 15 | Digital Power Supply | Digita Interface Power Supply. Nominally at the same supply as <br> the host interface. |
| IN0 | INO | 16 | Analog Input | ZJC2102-18: Analog Input Channel 0. <br> ZJC2104-18: Analog Input Channel 0. |
| IN1 | NC | 17 | Analog Input | ZJC2102-18: Analog Input Channel 1. <br> ZJC2104-18: No connection. Recommend connected to GND. |
| IN2 | IN1 | 18 | Analog Input | ZJC2102-18: Analog Input Channel 2. <br> ZJC2104-18: Analog Input Channel 1. |
| IN3 | NC | 19 | Analog Input | ZJC2102-18: Analog Input Channel 3. <br> ZJC2104-18: No connection. Recommend connected to GND. |
| EPAD | EPAD | Exposed Pad | NC | The exposed pad is not connected internally. Recommended <br> 0 Connecting the pad to the ground plane. |

Absolute Maximum Ratings ${ }^{1}$

| Parameter | Rating | Package | $\theta_{\text {JA }}$ | $\theta \mathrm{sc}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD, REF, VIO to GND | -0.3V~6V | QFN-20 | 51 | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| REF, VIO to VDD | $-6 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |  |  |  |  |
| Analog Input Range (INx to GND) | $-0.3 \mathrm{~V} \sim \mathrm{VDD}+0.3 \mathrm{~V}$ |  |  |  |  |
| Digital Input to GND | $-0.3 \mathrm{~V} \sim \mathrm{VIO}+0.3 \mathrm{~V}$ |  |  |  |  |
| Digital Output to GND | $-0.3 \mathrm{~V} \sim \mathrm{VIO}+0.3 \mathrm{~V}$ |  |  |  |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |  |  |
| Junction Temperature Range | $150{ }^{\circ} \mathrm{C}$ |  |  |  |  |
| Lead Temperature (Soldering, 10 seconds) | $300{ }^{\circ} \mathrm{C}$ |  |  |  |  |
| Maximum Reflow Temperature ${ }^{2}$ | $260{ }^{\circ} \mathrm{C}$ |  |  |  |  |
| Electrostatic Discharge (ESD) ${ }^{3}$ |  |  |  |  |  |
| Human Body Model (HBM) ${ }^{4}$ | 1.5 kV |  |  |  |  |
| Charged Device Model (CDM) ${ }^{5}$ | 1 kV |  |  |  |  |

## Thermal Resistance ${ }^{6}$

[^1]Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
${ }^{4}$ ANSI/ESDA/JEDEC JS-001 Compliant.
${ }^{5}$ ANSI/ESDA/JEDEC JS-002 Compliant.
${ }^{6} \theta_{\text {Ja }}$ addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

## Specifications

The - denotes the full temperature range for specified performance. Unless otherwise noted, $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V} \sim 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 18 |  |  |  |
| Input Characteristics |  |  |  |  |  |  |  |
| Voltage Range |  | Unipolar | $\bullet$ | 0 |  | $V_{\text {ReF }}$ | V |
|  |  | Bipolar | $\bullet$ | - $\mathrm{V}_{\text {REF/ } / 2}$ |  | + $\mathrm{V}_{\text {ref/2 }}$ |  |
| Absolute input voltage |  | INx+ to GND | $\bullet$ | -0.1 |  | $V_{\text {REF }}+0.1$ | V |
|  |  | INx- or COM, Unipolar | - | -0.1 |  | +0.1 | V |
|  |  | INx- or COM, Bipolar | - | VReF/2-0.1 |  | $\mathrm{V}_{\text {REF/ } / 2+0.1}$ | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{fin}_{\mathrm{N}}=190 \mathrm{kHz}$ |  |  | 67 |  | dB |
| Leakage Current |  | Acquisition Phase |  |  | 1 |  | nA |
| Input Impedance ${ }^{1}$ |  |  |  |  |  |  |  |
| Throughput |  |  |  |  |  |  |  |
| Full Bandwidth |  | $V_{D D}=4.75 \mathrm{~V}$ to 5.25 V | $\bullet$ | 0 |  | 400 | kSPS |
| 1/4 Bandwidth |  | $V_{D D}=4.75 \mathrm{~V}$ to 5.25 V | - | 0 |  | 100 |  |
| Transient Response |  | Full - scale step | - |  |  | 650 | ns |
| DC Accuracy |  |  |  |  |  |  |  |
| No Missing Codes |  |  | $\bullet$ | 18 |  |  | bits |
| Integral Nonlinear Error | INL |  | - | -3 | $\pm 1.5$ | +3 | LSB ${ }^{2}$ |
| Differential Nonlinear Error | DNL |  | - | -0.99 | -0.6/+0.8 | +1.5 | LSB |
| Transition Noise |  | $\mathrm{REF}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 1.5 |  | LSB |
| Gain Error | GE | Single-ended | - | -40 | $\pm 4$ | $\pm 40$ | LSB |
| Gain Error Matching |  |  |  |  | $\pm 4$ |  | LSB |
| Gain Error Temperature Drift |  |  |  |  | $\pm 0.5$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Zero Error | ZE | Single-ended | - | -20 | $\pm 4$ | +20 | LSB |
| Zero Error Matching |  |  |  |  | $\pm 2$ |  | LSB |
| Zero Error Temperature Drift |  |  |  |  | $\pm 0.3$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Power Supply Sensitivity |  | $V_{D D}=5 \mathrm{~V} \pm 5 \%$ |  |  | $\pm 2$ |  | LSB |
| AC Accuracy |  |  |  |  |  |  |  |

[^2]| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Range | DR | $V_{\text {REF }}=5 \mathrm{~V}$ | - | 94 | 95 |  | $\mathrm{dB}^{3}$ |
| SNR | SNR | $\mathrm{fin}^{\prime}=1 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ | - | 93 | 94.5 |  | dB |
|  |  | $\mathrm{fiN}_{\mathrm{N}}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{REF}}=4.096 \mathrm{~V},$ <br> internal ref | - | 90.5 | 92.5 |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{N}}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V},$ <br> internal ref | - | 86.5 | 88.5 |  |  |
| Signal-to (Noise + Distortion) | SINAD | $\mathrm{fin}^{\prime}=1 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ | - | 92.9 | 94.4 |  | dB |
|  |  | $\mathrm{fiN}_{\mathrm{N}}=1 \mathrm{kHz}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V} \text {, }$ <br> internal ref | - | 90.3 | 92.3 |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{N}}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V},$ <br> internal ref | - | 86.4 | 88.4 |  |  |
| Spurious-Free Dynamic | SFDR | $\mathrm{fin}^{\prime}=1 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ |  |  | 106 |  | dB |
| Total Harmonic Distortion | THD | $\mathrm{fiN}^{\prime}=1 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ |  |  | -105 |  | dB |
| Channel Crosstalk |  | $\mathrm{fiN}^{\prime}=1 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ |  |  | -120 |  | dB |
| External Reference Input |  |  |  |  |  |  |  |
| Voltage Range |  | REF Input | - | 0.5 |  | $V_{D D}+0.3$ | V |
|  |  | REFIN Input (Buffer Enabled) | - | 0.5 |  | VDD -0.5 |  |
| Load Current |  | Sinewave Input |  |  | 100 |  | $\mu \mathrm{A}$ |
| Internal Reference Output |  |  |  |  |  |  |  |
| REF Output Voltage |  | 4.096 V , @ $25^{\circ} \mathrm{C}$ | - | 4.092 | 4.096 | 4.100 | V |
|  |  | 2.5 V , @ $25^{\circ} \mathrm{C}$ | - | 2.495 | 2.5 | 2.505 |  |
| REFIN Output Voltage |  | REF $=4.096 \mathrm{~V}$, @ $25^{\circ} \mathrm{C}$ |  |  | 2.42 |  | V |
|  |  | REF $=2.5 \mathrm{~V}, @ 25^{\circ} \mathrm{C}$ |  |  | 1.21 |  |  |
| REF Output Current |  |  |  |  | 300 |  | $\mu \mathrm{A}$ |
| Temperature Drift | Tc | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\bullet$ |  | 6 | 10 | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 2 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Line Regulation |  | $V_{D D}=5 \mathrm{~V} \pm 5 \%$ |  |  | 20 |  | ppm/V |
| Turn-On Settling Time |  | $C_{\text {ReFIN }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=10 \mu \mathrm{~F}$ |  |  | 10 |  | ms |
| Sampling Dynamics |  |  |  |  |  |  |  |
| - 3 dB Analog Input Bandwidth |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, Full Bandwidth |  |  | 6 |  | MHz |
|  |  | $V_{D D}=5 \mathrm{~V}, 1 / 4$ Bandwidth |  |  | 1.5 |  |  |
| Aperture Delay |  | $V_{D D}=5 \mathrm{~V}$ |  |  | 3 |  | ns |
| Temperature Sensor |  |  |  |  |  |  |  |

[^3]| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage |  | @ $25^{\circ} \mathrm{C}$ |  |  | 300 |  | mV |
| Temperature Sensitivity |  |  |  |  | 1 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Digital Input |  |  |  |  |  |  |  |
| Logic Level | VIL |  | $\bullet$ | -0.3 |  | $0.3 \times \mathrm{VIO}$ | V |
|  | $\mathrm{V}_{\mathrm{H}}$ |  | - | $0.7 \times \mathrm{VIO}$ |  | $\mathrm{VIO}+0.3$ |  |
| Input Current | ILI |  | - | -1 |  | + 1 | $\mu \mathrm{A}$ |
|  | $\mathrm{IH}_{1}$ |  | $\bullet$ | -1 |  | +1 |  |
| Digital Output |  |  |  |  |  |  |  |
| Data Format |  | Single-ended, or Pseudo Diff Unipolar |  | Serial 18 - bit, straight binary |  |  |  |
|  |  | Pseudo Diff Bipolar |  | Serial 18 - bit, twos complete |  |  |  |
| Logic Low Voltage | VoL | lout $=+200 \mu \mathrm{~A}$ | - |  |  | 0.4 | V |
| Logic High Voltage | Vor | lout $=-200 \mu \mathrm{~A}$ | - | VIO-0.3 |  |  | V |
| Power Supplies |  |  |  |  |  |  |  |
| VDD |  | Specified performance |  | 4.75 |  | 5.25 | V |
| VIO |  | Specified performance |  | 1.8 |  | $V_{D D}+0.3$ | V |
| Power-down Current 4,5 |  | $\mathrm{V}_{\text {DD }}$ and $\mathrm{VIO}=5 \mathrm{~V}, @ 25^{\circ} \mathrm{C}$ |  |  | 50 |  | nA |
| Power Consumption |  | $V_{D D}=5 \mathrm{~V}, 1 \mathrm{kSPS}$ | - |  | 35 | 39 | $\mu \mathrm{W}$ |
|  |  | $V_{D D}=5 \mathrm{~V}, 100 \mathrm{kSPS}$ | - |  | 3.5 | 3.9 | mW |
|  |  | $V_{D D}=5 \mathrm{~V}, 400 \mathrm{kSPS}$ | - |  | 14.1 | 15.8 | mW |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, 400 \mathrm{kSPS}$, internal ref | - |  | 18.6 | 20.8 | mW |
| Temperature Range |  |  |  |  |  |  |  |
| Specified Performance |  | Tmin to Tmax |  | -40 |  | + 85 | ${ }^{\circ} \mathrm{C}$ |

[^4]
## Timing Specifications

The - denotes the full temperature range for specified performance. Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V} \sim 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}}$, $\mathrm{VIO}=1.8 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time: CNV Rising Edge to Data Available | tconv | $\bullet$ |  |  | 1.85 | $\mu \mathrm{s}$ |
| Acquisition Time | $t_{\text {ACQ }}$ | - | 0.65 |  |  | $\mu s$ |
| Time Between Conversions | tcyc | $\bullet$ | 2.5 |  |  | $\mu s$ |
| Data Write / Read During Conversion | tdata | - |  |  | 1.0 | $\mu \mathrm{s}$ |
| CNV Pulse Width | tcNVH | $\bullet$ | 10 |  |  | ns |
| SCK Period (VIO > 3.3 V ) | tsck | $\bullet$ | 15 |  |  | ns |
| VIO above 2.7 V |  | $\bullet$ | 20 |  |  | ns |
| VIO above 2.3 V |  | $\bullet$ | 25 |  |  | ns |
| VIO above 1.8 V |  | $\bullet$ | 40 |  |  | ns |
| SCK Low Time (VIO > 3.3 V ) | tsckl | $\bullet$ | 7.5 |  |  | ns |
| SCK High Time (VIO > 3.3 V ) | tsckh | - | 7.5 |  |  | ns |
| SCK Falling Edge to Data Remain Valid | thSDO | $\bullet$ | 4 |  |  | ns |
| SCK Falling Edge to Data Valid Delay | tosdo |  |  |  |  |  |
| VIO above 2.7 V |  | $\bullet$ |  |  | 17 | ns |
| VIO above 2.3 V |  | $\bullet$ |  |  | 18 | ns |
| VIO above 1.8 V |  | $\bullet$ |  |  | 21 | ns |
| CNV Low to SDO MSB Valid | ten |  |  |  |  |  |
| VIO above 2.7 V |  | $\bullet$ |  |  | 22 | ns |
| VIO above 2.3 V |  | $\bullet$ |  |  | 25 | ns |
| VIO above 1.8 V |  | $\bullet$ |  |  | 28 | ns |
| CNV High or Last SCK Falling Edge to SDO High Impedance | toIs |  |  |  | 25 | ns |
| CNV Low to SCK Rising Edge | tclclk | - | 10 |  |  | ns |
| Last SCLK Falling Edge to CNV Rising Edge Delay | tquiet | $\bullet$ | 140 |  |  | ns |
| DIN Valid Setup Time from SCK Rising Edge | tsoin | $\bullet$ | 5 |  |  | ns |
| DIN Valid Hold Time from SCK Rising Edge | thdin | $\bullet$ | 5 |  |  | nS |



Figure 5. Load Circuit for Digital Interface Timing


Figure 6. Voltage Levels for Timing

## Typical Performance Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{D} D}=5.0 \mathrm{~V}, \mathrm{REF}=5.0 \mathrm{~V}, \mathrm{VIO}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 7. Integral Nonlinearity vs. Code


Figure 9. Histogram of DC Input (Code Center)


Figure 11. FFT Plot $\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 8. Differential Nonlinearity vs. Code


Figure 10. Histogram of DC Input (Code Transition)


Figure 12. FFT Plot Internal $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}$


Figure 13. SNR vs Frequency


Figure 15. SNR, SINAD and ENOB vs. Reference Voltage


Figure 17. SNR vs. Temperature


Figure 14. SINAD vs Frequency


Figure 16. THD, SFDR vs. Reference Voltage


Figure 18. THD vs. Temperature


Figure 19. THD vs. Frequency


Figure 21. SNR vs. Input Voltage


Figure 23. Zero Input, Gain Error vs. Temperature


Figure 20. VDD and VIO Current vs. VDD Supply


Figure 22. VDD and VIO Current vs. Temperature


Figure 24. tosoo Delay vs Capacity Load and Voltage

## Theory of Operation



Figure 25. ADC Simplified Circuit Diagram

## Circuit Structure

The ZJC2102/4-18 is an 8/4-channel, 18-bit, charge redistribution successive approximation register analog-to-digital converter. The ZJC2102/4-18 is capable of running up to 400 kSPS and powers down between conversions.

The ZJC2102/4-18 contains an 18-bit SAR ADC, an 8/4-channel, low crosstalk multiplexer to configure the inputs as single-ended, pseudo differential unipolar or bipolar; an internal low drift reference (selectable 2.5 V or 4.096 V ) and reference driver; a temperature sensor; a selectable one-pole filter; and a digital sequencer which is useful for channels being continuously scanned in order.

## Convertor Operation

Figure 25 is a simplified circuit diagram of ZJC2102/4-18.
In the acquisition phase, the array node connected to the input of the comparator is short connect to GND via the SW+and SW-. All individual switches are connected to analog inputs. When the acquisition phase is complete and a rising edge occurs on the CNV input, the conversion phase is initiated. When the conversion phase begins, the SW+ and SW-disconnect first. The two capacitor arrays are then disconnected from the input and connected to the GND input. By switching the elements of the capacitor array between GND and REF, the comparator input will vary in binary weighted voltage steps ( $\left.\mathrm{V}_{\text {REF }} / 2^{1}, \mathrm{~V}_{\text {REF }} / 2^{2}, \ldots, \mathrm{~V}_{\text {REF }} / 2^{18}\right)$. The control logic toggles these switches in sequence starting with the MSB, and the comparator is brought back into balance each time. After this phase is complete, the device returns to the acquisition phase, and the control logic generates the ADC output code.

## Transfer Function

When configured as singled-ended or pseudo differential unipolar (single-ended INx to GND, COM to GND, temperature sensor, INto GND), the code is straight binary. The ideal transfer characteristic is shown below:


ANALOG INPUT (V)
Figure 26. ADC Ideal Transfer Function of Singled-ended or Pseudo Differential Unipolar
Singled-ended or Pseudo Differential Unipolar Output Codes and Ideal Input Voltages

| Description | Analog Input $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ | Digital Output (Hex) |
| :--- | :--- | :--- |
| FSR - 1 LSB | 4.999981 V | $0 \times 3 F F F F{ }^{1}$ |
| Midscale + 1 LSB | 2.500019 V | $0 \times 20001$ |
| Midscale | 2.5 V | $0 \times 20000$ |
| Midscale - 1 LSB | 2.499981 V | $0 \times 1 \mathrm{FFFF}$ |
| - FSR + 1 LSB | $19 \mu \mathrm{~V}$ | $0 \times 00001$ |
| - FSR | 0 V | $0 \times 00000^{2}$ |

When configured as pseudo differential bipolar (COM $=\mathrm{V}_{\mathrm{REF}} / 2$ or $\left.\mathrm{INx}-=\mathrm{V}_{\mathrm{REF}} / 2\right)$, the code is twos complement.

[^5]

Figure 27. ADC Ideal Transfer Function of Pseudo Differential Bipolar
Pseudo Differential Bipolar Output Codes and Ideal Input Voltages

| Description | Analog Input $\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$ | Digital Output (Hex) |
| :--- | :--- | :--- |
| FSR -1 LSB | +2.499981 V | $0 \times 1 \mathrm{FFFF}^{1}$ |
| Midscale +1 LSB | $+19 \mu \mathrm{~V}$ | $0 \times 00001$ |
| Midscale | 0 V | $0 \times 00000$ |
| Midscale - 1 LSB | $-19 \mu \mathrm{~V}$ | $0 \times 3 F F F F$ |
| - FSR +1 LSB | -2.499981 V | $0 \times 20001$ |
| - FSR | -2.5 V | $0 \times 20000^{2}$ |

[^6]
## Typical Connection

Figure 28 is a suggested connection for the ZJC2102/4-18 when multiple power supplies are used.


Figure 28. Application Circuits Using Multiple Power Supplies
Figure 29 shows the equivalent circuit of the ZJC2102/4-18 input structure.


Figure 29. Two Diodes D1 and D2 Provide ESD Protection for the Analog Inputs
The voltage of the analog input signal cannot be higher than the supply voltage $\left(V_{D D}\right)$ by more than 0.3 V . If the voltage of the analog input signal exceeds $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$, the diode will be forward biased and start conducting current. These two diodes can handle forward bias currents up to 50 mA . If the supply voltage of the input driver is higher than $V_{D D}$ the voltage of the analog input signal may be more than 0.3 V higher than the supply voltage. The two diodes D 1 and D 2 provide ESD protection for analog input $\mathrm{I}+$ and $I \mathbb{N}$-.


Figure 30. Analog Input CMRR vs. Frequency

In the acquisition phase, the impedance of the analog inputs can be modeled as a parallel combination of the capacitor, $\mathrm{C}_{\text {PIN }}$, and the network formed by the series connection of $\operatorname{RIN}$ and $C_{\text {IN }}$. CPIN is primarily the pin capacitance. RIN is typically $700 \Omega$ and is a lumped component composed of serial resistors and the on resistance of the switches. $\mathrm{C}_{\mathrm{I}}$ is typically 30 pF and is mainly the ADC sampling capacitor.

## Fully Differential to Single-ended Driver

For applications using fully differential analog signals (bipolar or unipolar), an op amp driver can provide pseudo differential unipolar input to the ZJC2102/4-18, see Figure 31 for the schematic diagram.


Figure 31. Fully Differential to Single-ended Conversion with an Op Amp
Singled-ended bipolar signal can be converted to pseudo differential unipolar signal with two amplifiers for ZJC2102/4-18.


Figure 32. Single-ended Bipolar to Pseudo Differential Unipolar

## Input Configurations

Figure 33 shows configuring the analog inputs with the configuration register CFG [12:10].
The analog inputs can be configured as:

- Figure 33A, all single-ended INx inputs referenced to ground; CFG [12:10] = 111. In this configuration, all inputs (IN [7:0]) have a range of GND to $\mathrm{V}_{\mathrm{REF}}$.
- Figure 33B, pseudo differential bipolar with a common reference point; $\operatorname{COM}=V_{\text {REF } / 2 ; ~ C F G ~}^{[12: 10]}=010$. Pseudo differential unipolar with $\operatorname{COM}=0 \mathrm{~V}$; CFG [12:10] $=110$. All inputs $\operatorname{IN}[7: 0]$ referred to $G N D$ have a range of $G N D$ to $V_{\text {REF }}$.
- Figure 33C, pseudo differential bipolar pairs with the negative input channel referenced to $\mathrm{V}_{\text {REF/ }}$; $\operatorname{CFG}[12: 10]=00 X$. Pseudo differential unipolar pairs with the negative input channel referenced to a ground sense; CFG [12:10] $=10 \mathrm{X}$. In these configurations, the positive input channels have the range of GND to VREF. The negative input channels are senses referred to $V_{\text {REF } / 2}$ for bipolar pairs, or $G N D$ for unipolar pairs. If CFG [9:7] is even, then INO, IN2, IN4, and IN6 are used as positive inputs. If CFG $[9: 7]$ is odd, then $\operatorname{IN} 1, \operatorname{IN} 3, \operatorname{IN} 5$, and $\operatorname{IN} 7$ are used as positive inputs. Note that for the sequencer, the positive channels are always $\operatorname{IN} 0, \operatorname{IN} 2, \operatorname{IN} 4$, and $\operatorname{IN} 6$.
- Figure 33D, inputs configured in any of the combinations above.


A - 8 Channel Single-ended


B-8 Channel Pseudo Differential


C - 4 Channel Pseudo Differential

D. Combination

Figure 33. Multiplexed Analog Input Configurations

## Internal Reference / Temperature

The ZJC2102/4-18 internal precision reference, can be set for either a 2.5 V or a 4.096 V on REF pin. When the internal reference is enabled, the band gap voltage is present on the REFIN pin. Because the current output of REFIN is limited, it can be used as a source if followed by a suitable buffer, such as the ZJA3000. Note that the voltage of REFIN changes depending on the 2.5 V or 4.096 V internal reference.

Enabling the reference also enables the internal temperature sensor, which measures the internal temperature of the ZJC2102/4-18. Note that, when using the temperature sensor, the output is straight binary referenced ZJC2102/4-18 GND pin.

The internal reference is trimmed to provide a typical drift of $\pm 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Figure 34 shows the internal reference connection.


Figure 34. 2.5 V or 4.096 V Internal Reference Connection

## External Reference and Internal Buffer

For improved drift performance, an external reference can be used with the internal buffer, as shown in Figure 35. The external source is connected to REFIN, the input to the on-chip unity gain buffer, and the output is produced on the REF pin to drive the ADC core. An external reference can be used with the internal buffer with or without the temperature sensor enabled.


Figure 35. External Reference Using Internal Buffer

## External Reference

For improved drift or noise performance, an external reference can be connected directly on the REF pin as shown in Figure 36. The reference buffer must be powered down, and the internal reference can be disabled for lower power consumption.


Figure 36. External Reference (internal buffer disabled)
For precision ADC applications, a precision voltage reference is an essential device. Generally, the reference source needs to have
low initial error, low noise, and low temperature drift. The ZJC2102/4-18 reference voltage REF has a dynamic input impedance, so it should be driven with a low impedance source. The REF and GND pins should be effectively decoupled as described in the PCB Layout Guidelines section. Figure 37 shows an example of a specific voltage reference and driver design. The ZJR100X series of high-precision voltage references can just meet these requirements.


Figure 37. External Reference Drive

## Power Supply

ZJC2102/4-18 uses two power supply pins: core power supply (VDD) and digital input/output interface power supply VIO. VIO can directly interface with any logic from 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. To reduce the number of power supplies required, the VIO and $\mathrm{V}_{\mathrm{DD}}$ pins can be tied together via resistors or ferrite beads. The PSRR curve is shown in Figure 38.


Figure 38. PSRR vs. Frequency
The ZJC2102/4-18 automatically enters power-down mode at the end of each conversion stage, so the power consumption is approximately linearly proportional to the sampling rate. This makes the device suitable for low sampling rate and low power consumption applications. As shown Figure 39.


Figure 39. Operating Current vs. Sampling Rate

## Digital Interface

ZJC2102/4-18 has 4-wire SPI digital interface which uses CNV, DIN, SCK and SDO. A 14-bit register, CFG [13:0], is used to configure the ADC for the channel to be converted, the reference selection, and other components.

When CNV is low (works like chip select), reading/writing can occur during conversion, acquisition, and spanning conversion (acquisition plus conversion), as detailed in the following sections. The CFG word is updated on the first 14 SCK rising edges, and conversion codes are output on the first 17 (or 18 if busy indicator is selected) SCK falling edges. If the CFG readback is enabled, an additional 14 SCK falling edges are required to output the CFG word following the conversion code with the CFG MSB following the LSB of the conversion code.

## Reading / Writing During Conversion

When reading or writing during conversion (n), conversion results are for the previous ( $n-1$ ) conversion, and writing the CFG register is for the next $(n+1)$ acquisition and conversion. After the CNV is brought high to initiate conversion, it must be brought low again to allow reading or writing during conversion. Reading or writing should only occur up to tdata.

The SCK frequency required is calculated by

$$
\mathrm{f}_{\mathrm{SCK}} \geq \frac{\text { Number_SCK_Edges }}{\mathrm{t}_{\text {DATA }}}
$$

The time between toata and tconv is a quiet time when digital activity should not occur, or sensitive bit decisions may be corrupted.

## Reading / Writing After Conversion

When reading or writing after conversion, or during acquisition ( $n$ ), conversion results are for the previous ( $n-1$ ) conversion, and writing is for the $(\mathrm{n}+1)$ acquisition. The reading or writing takes place during the taco (minimum) time.

## Reading / Writing Spanning Conversion

When reading or writing spanning conversion, the data access starts at the current acquisition ( $n$ ) and spans into the conversion ( $n$ ). Conversion results are for the previous ( $n-1$ ) conversion, and writing the CFG register is for the next ( $n+1$ ) acquisition and conversion.

## Configuration Register

The ZJC2102/4-18 uses a 14-bit configuration register (CFG [13:0]) to configure the analog inputs, the channel to be converted, the one-pole filter bandwidth, the reference, and the channel sequencer. The CFG register is latched (MSB first) on DIN with 14 SCK rising edges.

The register can be written to during conversion, during acquisition, or spanning acquisition/conversion, and is updated at the end of conversion. There is always a one deep delay when writing the CFG register. Note that, at power-up, the CFG register is undefined and two dummy conversions are required to update the register. To preload the CFG register with a factory setting, hold DIN high for two conversions. Thus CFG [13:0] = 0b11 11111111 1111. This sets the ZJC2102/4-18 for the following:

- $\quad \operatorname{IN}$ [7:0] unipolar referenced to GND, sequenced in order
- Full bandwidth
- Internal reference and temperature sensor disabled, buffer enabled
- Internal sequencer enabled
- No readback of the CFG register

| 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CFG | INCC | INCC | INCC | INX | INX | INX | BW | REF | REF | REF | SEQ | SEQ | RB |

Configuration Register Description:

| Bit | Name | Description |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [13] | CFG | Configuration update. <br> $0=$ write invalid, keep current configuration settings. <br> 1 = write enabled, overwrite contents of register. |  |  |  |  |  |  |  |
| [12: 10] | INCC | Input channel configuration. Selection of pseudo differential bipolar, pseudo differential unipolar pairs, single-ended, or temperature sensor. |  |  |  |  |  |  |  |
|  |  | 12 | 11 | 10 | Function |  |  |  |  |
|  |  | 0 | 0 | X ${ }^{1}$ | Pseudo differential bipolar pairs; INx- input is $\mathrm{V}_{\mathrm{REF}} / 2 \pm 0.1 \mathrm{~V}$. |  |  |  |  |
|  |  | 0 | 1 | 0 | Pseudo differential bipolar pairs; $\operatorname{INx}$ - is $\mathrm{COM}=\mathrm{V}_{\text {REF }} / 2 \pm 0.1 \mathrm{~V}$. |  |  |  |  |
|  |  | 0 | 1 | 1 | Temperature sensor. |  |  |  |  |
|  |  | 1 | 0 | X | Pseudo differential unipolar pairs; INx - input is GND $\pm 0.1 \mathrm{~V}$. |  |  |  |  |
|  |  | 1 | 1 | 0 | Pseudo differential unipolar pairs; INx - is $\mathrm{COM}=\mathrm{GND} \pm 0.1 \mathrm{~V}$. |  |  |  |  |
|  |  | 1 | 1 | 1 | Singled-ended; INx referenced to GND. |  |  |  |  |
| [9:7] | INx | Input channel selection. |  |  |  |  |  |  |  |
|  |  | ZJC2102-18 |  |  |  | ZJC2104-18 |  |  |  |
|  |  | 9 | 8 | 7 | Channel selected. | 9 | 8 | 7 | Channel selected |
|  |  | 0 | 0 | 0 | INO | X | 0 | 0 | INO |
|  |  | 0 | 0 | 1 | IN1 | X | 0 | 1 | IN1 |
|  |  | ... | ... | ... | ... | X | 1 | 0 | IN2 |
|  |  | 1 | 1 | 1 | IN7 | X | 1 | 1 | IN3 |
| [6] | BW | Selection of bandwidth for low-pass filter. <br> $0=1 / 4 \mathrm{BW}$, an additional internal series resistor to limit the noise. Maximum throughput must be reduced to $1 / 4$. <br> 1 = Full bandwidth. |  |  |  |  |  |  |  |
| [5:3] | REF | Reference or buffer selection. Selection of internal, external, external buffered, and enabling of the on-chip temperature sensor. |  |  |  |  |  |  |  |
|  |  | 5 | 4 | 3 | Function |  |  |  |  |
|  |  | 0 | 0 | 0 | Internal reference and temperature sensor enabled. REF $=2.5 \mathrm{~V}$ buffered output. |  |  |  |  |

[^7]|  |  | 0 | 0 | 1 | Internal reference and temperature sensor enabled. REF $=4.096 \mathrm{~V}$ buffered output. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 0 | Use external reference on REF. Temperature sensor enabled. Internal buffer disabled. |
|  |  | 0 | 1 | 1 | Use external reference on REFIN. Temperature sensor enabled. Internal buffer enabled. |
|  |  | 1 | 0 | 0 | Invalid. |
|  |  | 1 | 0 | 1 | Invalid. |
|  |  | 1 | 1 | 0 | Use external reference on REF. Temperature sensor disable, internal reference disabled and internal buffer disabled. |
|  |  | 1 | 1 | 1 | Use external reference on REFIN. Temperature sensor disable, internal reference disabled and internal buffer enabled. |
| [2:1] | SEQ | Channel sequencer. Allows for scanning channels in an INO to IN [7:0] fashion. |  |  |  |
|  |  | 2 | 1 | Function |  |
|  |  | 0 | 0 | Disab | sequencer. |
|  |  | 0 | 1 | No eff |  |
|  |  | 1 | 0 | Scan | 0 to $\mathbb{N}[7: 0]$ (set in CFG [9:7]), then temperature. |
|  |  | 1 | 1 | Scan | 0 to IN [7:0] (set in CFG [9:7]) |
| [0] | RB | Read back the CFG register. <br> $0=$ Read back current configuration at end of code. <br> $1=$ Do not read back current configuration at end of code. |  |  |  |

## General Timing Without a Busy Indicator

Figure 40 details the timing for all three modes: read/write during conversion (RDC), read/write after conversion (RAC), and read/write spanning conversion (RSC). Note that the gating item for both CFG and code readback is at the end of conversion (EOC). Make sure CNV is high at EOC, so the busy indicator is disabled.

The data access should happen during the safe data reading/writing time, tDATA. If the full CFG word was not written to before EOC, it is discarded and the current configuration remains. If the conversion result is not read out fully prior to EOC, it is lost as the ADC updates SDO with the MSB of the current conversion. When CNV is brought low after EOC, SDO is driven from high impedance to the MSB. Falling SCK edges clock out bits starting with MSB - 1. The SCK can idle high or low.

From power-up, in any read/write mode, the first three conversion results are undefined because a valid CFG does not take place until the 2nd EOC; thus two dummy conversions are required. Also, if the state machine writes the CFG during the power-up state (RDC shown), the CFG register needs to be rewritten again at the next phase. Note that the first valid data occurs in Phase ( $n+1$ ) when the CFG register is written during Phase ( $n-1$ ).


Note: $\mathrm{n}=18$ for no readback of CFG; $\mathrm{n}=32$ for readback of CFG
Figure 40. General Interface Timing for the ZJC2102/4-18 Without a Busy Indicator

## General Timing with a Busy Indicator

Figure 41 details the timing for all three modes: read/write during conversion (RDC), read/write after conversion (RAC), and read/write spanning conversion (RSC). If CNV is low at EOC, the busy indicator is enabled. In addition, to generate the busy indicator properly, the host must provide a minimum of 17 SCK falling edges to return SDO to high impedance because the last bit on SDO remains active.

From power-up, in any read/write mode, the first three conversion results are undefined because a valid CFG does not take place until
the 2nd EOC; thus two dummy conversions are required. If the host writes the CFG during the power-up state (RDC shown), the CFG register needs to be rewritten again at the next phase. Note that the first valid data occurs in Phase $(n+1)$ when the CFG register is written during Phase ( $n-1$ ).


Note: $\mathrm{n}=19$ for no readback of CFG; $\mathrm{n}=33$ for readback of CFG
Figure 41. General Interface Timing for the ZJC2102/4-18 With a Busy Indicator

## Channel Sequencer

ZJC2102/4-18 channels can be scanned as singles or pairs, with or without the temperature sensor.
The sequencer starts with $\operatorname{IN} 0$ and ends with IN [7:0] set in CFG [9:7]. For paired channels, the channels are paired depending on the last channel set in CFG [9:7]. Note that in sequencer mode, the channels are always paired with the positive input on the even channels (IN0, IN2, IN4, IN6), and with the negative input on the odd channels (IN1, IN3, IN5, IN7).

Figure 42 shows the timing for all three modes without a busy indicator. The sequencer can also be used with the busy indicator.
For sequencer operation, the CFG register should be set during the $(n-1)$ phase. On phase ( $n$ ), the sequencer setting takes place and acquires INO. The first valid conversion code is available at phase ( $n+1$ ). After the last channel set in CFG [9:7] is converted, the internal temperature sensor data is output (if enabled), followed by acquisition of INO.


Figure 42. General Channel Sequencer Timing Without a Busy Indicator

## RAC Without a Busy Indicator

ZJC2102/4-18 connects to the host as shown in Figure 43, and the timing is shown is Figure 44.
A rising edge on CNV initiates a conversion, pushes SDO to high impedance, and ignores data present on DIN. After a conversion is initiated, it continues until completion independent of the state of CNV. CNV must be returned high before the tData elapses, and then held high beyond the conversion time tconv, to avoid the busy indicator generation.

After the conversion is complete, the ZJC2102/4-18 enters the acquisition phase and powers down. While CNV is low, both a CFG update and a data readback take place. The first 14 SCK rising edges are used to update the CFG, and the first 17 SCK falling edges clock out the conversion results starting with MSB - 1 . All 14 bits of CFG [13:0] must be written, otherwise they are ignored.

After the 18th (or 32th) SCK falling edge, or when CNV goes high (whichever happens first), SDO returns to high impedance.


Figure 43. Connection without a Busy Indicator


Figure 44. Timing of RAC without a Busy Indicator

## RAC with a Busy Indicator

ZJC2102/4-18 connects to the host as shown in Figure 45, and the timing is shown is Figure 46.
A rising edge on CNV initiates a conversion, pushes SDO to high impedance, and ignores data present on DIN. After a conversion is initiated, it continues until completion independent of the state of CNV. CNV must be returned low before the taata elapses, and then held low beyond the conversion time tconv, to generate the busy indicator.

After the conversion is complete, the ZJC2102/4-18 enters the acquisition phase and powers down. While CNV is low, both a CFG update and a data readback take place. The first 14 SCK rising edges are used to update the CFG, and the first 18 SCK falling edges clock out the conversion results. All 14 bits of CFG [13:0] must be written, otherwise they are ignored.

After the 18th (or 32th) SCK falling edge, or when CNV goes high (whichever happens first), SDO returns to high impedance.


Figure 45. Connection with a Busy Indicator


Figure 46. Timing of RAC with a Busy Indicator

## Layout Guidelines

For optimum performance of the device, good PCB layout practices are recommended, including:

- Avoid running digital lines under the device, which may couple noise onto the die, unless a ground plane under the ZJC2102/4-18 is used as a shield. Fast switching signals such as CNV or clocks should not be placed close to the analog signal path. Crossover of digital and analog signals should be avoided.
- At least one ground plane should be used. It can be common or split between the digital and analog sections. In the latter case, the planes should be joined close to the ZJC2102/4-18.
- The ZJC2102/4-18 external voltage reference input, REF, has a dynamic input impedance and should be decoupled with 10 or 22 $\mu \mathrm{F}$ ceramic capacitors to minimize parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, ideally right up against, the REF and GND pins and connecting them with wide, low impedance trace.
- The power supply VDD of ZJC2102/4-18 should be decoupled with $10 \mu \mathrm{~F}$ and 100 nF ceramic capacitors, placed close to the ZJC2102/4-18 and connected using short, wide traces to provide low impedance paths and to reduce the effect of noises on the power supply lines.
Figure 47 is an example of the guidance.


Figure 47. Example Layout and Routing of ZJC2102/4-18

## Outline Dimensions



Figure 48. 20-Lead QFN-20 Package Dimensions Shown in Millimeter

## Ordering Guide

| Model | Package | Orderable Device | Resolution <br> $(\mathbf{b i t})$ | Supply Voltage <br> $(\mathbf{V})$ | Temperature Range <br> $\left({ }^{\circ} \mathrm{C}\right)$ | External <br> Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ZJC2102-18 | QFN-20 | ZJC2102-18ATPER | 18 | 2.3 to 5.5 | -40 to +85 | $13^{\prime \prime}$ Reel |
| ZJC2104-18 | QFN-20 | ZJC2104-18ATPER | 18 | 2.3 to 5.5 | -40 to +85 | $13^{\prime \prime}$ Reel |

## Product Order Model



## Related Parts

| Part Number | Description | Comments |
| :---: | :---: | :---: |
| ADC |  |  |
| ZJC2000/2010 | 18-bit $400 \mathrm{kSPS} / 200 \mathrm{kSPS}$ SAR ADC | Fully differential input, SINAD 99.3 dB , THD - 113 dB |
| ZJC2001/2011 | 16 -bit $500 \mathrm{kSPS} / 250 \mathrm{kSPS}$ SAR ADC | Fully differential input, SINAD $95.3 \mathrm{~dB}, \mathrm{THD}-113 \mathrm{~dB}$ |
| ZJC2002/2012 <br> ZJC2003/2013 | 16-bit $500 \mathrm{kSPS} / 250 \mathrm{kSPS}$ SAR ADC | Pseudo-differential unipolar input, SINAD 91.7 dB , THD - 105 dB Pseudo-differential bipolar input, SINAD 91.7 dB , THD - 105 dB |
| $\begin{aligned} & \text { ZJC2004/2014 } \\ & \text { ZJC2005/2015 } \\ & \hline \end{aligned}$ | 18-bit $400 \mathrm{kSPS} / 200 \mathrm{kSPS}$ SAR ADC | Pseudo-differential unipolar input, SINAD 94.2 dB , THD - 105 dB Pseudo-differential bipolar input, SINAD 94.2 dB, THD - 105 dB |
| $\begin{aligned} & \text { ZJC2007/2017 } \\ & \text { ZJC2008/2018 } \end{aligned}$ | 14-bit $600 \mathrm{kSPS} / 300 \mathrm{kSPS}$ SAR ADC | Pseudo-differential unipolar input, SINAD 85 dB , THD -105 dB Pseudo-differential bipolar input, SINAD 85 dB , THD - 105 dB |
| $\begin{aligned} & \hline Z J C 2100 / 1-18 \\ & \text { ZJC2100/1-16 } \\ & \hline \end{aligned}$ | 18-bit $400 \mathrm{kSPS} / 200 \mathrm{kSPS} 4$-ch differential SAR AD 16 -bit $500 \mathrm{kSPS} / 250 \mathrm{kSPS} 4$-ch differential SAR | DC, SINAD 99.3 dB , THD - 113 dB C, SINAD 95.3 dB, THD - 113 dB |
| $\begin{aligned} & \hline \text { ZJC2102/3-18 } \\ & \text { ZJC2102/3-16 } \\ & \text { ZJC2102/3-14 } \end{aligned}$ | 18-bit $400 \mathrm{kSPS} / 200 \mathrm{kSPS} 8$-ch pseudo-differentia 16-bit $500 \mathrm{kSPS} / 250 \mathrm{kSPS} 8$-ch pseudo-differentia 14-bit $600 \mathrm{kSPS} / 300 \mathrm{kSPS} 8$-ch pseudo-differentia | SAR ADC, SINAD 94.2 dB , THD - 105 dB SAR ADC, SINAD 91.7 dB , THD - 105 dB SAR ADC, SINAD 85 dB, THD - 105 dB |
| $\begin{aligned} & \text { ZJC2104/5-18 } \\ & \text { ZJC2104/5-16 } \end{aligned}$ | 18-bit 400 kSPS/200 kSPS 4-ch pseudo-differentia 16-bit $500 \mathrm{kSPS} / 250 \mathrm{kSPS} 4$-ch pseudo-differentia | SAR ADC, SINAD 94.2 dB, THD - 105 dB SAR ADC, SINAD 91.7 dB , THD - 105 dB |
| DAC |  |  |
| ZJC2541-18/16/14 ZJC2543-18/16/14 | 18/16/14-bit 1 MSPS single channel DAC with unipolar output | Power on reset to 0 V (ZJC2541) or $\mathrm{V}_{\mathrm{REF}} / 2$ (ZJC2543), 1 nV-S glitch, SOIC-8/MSOP-10/DFN-10 packages |
| ZJC2542-18/16/14 ZJC2544-18/16/14 | 18/16/14-bit 1 MSPS single channel DAC with bipolar output | Power on reset to 0 V (ZJC2542) or $\mathrm{V}_{\text {REF }} / 2$ (ZJC2544), 1 nV-S glitch, SOIC-14/TSSOP-16/QFN-16 packages |
| Amplifier |  |  |
| ZJA3000-1/2/4 | Single/Dual/Quad 36 V low bias current precision Op Amps | 3 MHz GBW, $35 \mu \mathrm{~V}$ max Vos, $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max Vos drift, 25 pA max Ibias, $1 \mathrm{~mA} / A m p l i f i e r$, input to V -, RRO, 4.5 V to 36 V |
| ZJA3001-1/2/4 | Single/Dual/Quad 36 V low bias current precision Op Amps | 3 MHz GBW, $35 \mu \mathrm{~V}$ max Vos, $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max Vos drift, 25 pA max Ibias, $1 \mathrm{~mA} /$ Amplifier, RRO, 4.5 V to 36 V |
| ZJA3512-2/4 | Dual/Quad 36 V 7 MHz precision JFET Op Amps | $7 \mathrm{MHz} \mathrm{GBW}, 35 \mathrm{~V} / \mu \mathrm{S}$ SR, $50 \mu \mathrm{~V}$ max Vos, $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max Vos drift, $2 \mathrm{~mA} /$ Amplifier, RRO, 4.5 V to 35 V |
| ZJA3600/1 | 36 V ultra-high precision in-amp | CMRR 105 dB min ( $\mathrm{G}=1$ ), 25 pA max Ibias, $25 \mu \mathrm{~V}$ max Vosi, gain error $0.001 \% \max (G=1), 625 \mathrm{kHz} \mathrm{BW}(\mathrm{G}=10)$, $3.3 \mathrm{~mA} /$ Amplifier, $\pm 2.4 \mathrm{~V}$ to $\pm 18 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ specified |
| ZJA3622/8 | 36 V low cost precision in-amp | CMRR 93 dB min ( $\mathrm{G}=10$ ), 0.5 nA max Ibias, $125 \mu \mathrm{~V}$ max Vosi, 625 kHz BW ( $\mathrm{G}=10$ ), $3.3 \mathrm{~mA} /$ Amplifier, $\pm 2.4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |
| $\begin{aligned} & \hline \text { ZJA3611, } \\ & \text { ZJA3609 } \end{aligned}$ | 36 V ultra-high precision wider bandwidth precision in-amp (min gain of 10) | CMRR 120 dB min ( $\mathrm{G}=10$ ), 25 pA max Ibias, $25 \mu \mathrm{~V}$ max Vosi, 1.2 MHz BW ( $\mathrm{G}=10$ ), $3.3 \mathrm{~mA} /$ Amplifier, $\pm 2.4 \mathrm{~V}$ to $\pm 18 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ specified |
| ZJA3676/7 | Low power, $G=1$ Single/Dual 36 V difference amplifier | Input protection to $\pm 65 \mathrm{~V}, \mathrm{CMRR} 104 \mathrm{~dB}$ min, Vos $100 \mu \mathrm{~V}$ max, gain error 15 ppm max, $500 \mathrm{kHz} \mathrm{BW}, 330 \mu \mathrm{~A}, 2.7$ to 36 V |
| Voltage Reference |  |  |
| ZJR1000 | 15 V supply precision voltage reference | Vout $=1.25 / 2.048 / 2.5 / 3 / 4.096 / 5 \mathrm{~V}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max drift $-40^{\circ} \mathrm{C}$ to $125{ }^{\circ} \mathrm{C}$, $\pm 0.05 \%$ initial error |
|  | 5.5 V low power voltage reference <br> (ZJR1001 with noise filter option) | Vout $=2.5 / 3 / 4.096 / 5 \mathrm{~V}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max drift $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \pm 0.05 \%$ initial error, $130 \mu$ A, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MS-8 |
| Switches and Multiplexers |  |  |
| ZJG4438/4439 | 36 V fault protection 8:1/dual 4:1 multiplexer | Protection to $\pm 50 \mathrm{~V}$ power on \& off, latch-up immune, Ron $270 \Omega, 14.8 \mathrm{pC}$ charge injection, ton $166 \mathrm{nS}, 10 \mathrm{~V}$ to 36 V |


[^0]:    1 Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ These ratings apply at $25^{\circ} \mathrm{C}$, unless otherwise noted.
    Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
    ${ }^{2}$ IPC/JEDECJ-STD-020 Compliant.
    ${ }^{3}$ Charged devices and circuit boards can discharge without detection.

[^2]:    1 See the Analog Inputs section.
    2 LSB means least significant bit. 1 LSB $=19.1 \mu \mathrm{~V}$ for 5 V input range.

[^3]:    3 Unless otherwise noted, all specifications expressed in decibels (dB) are referenced to full-scale input FSR and are tested with an input signal 0.5 dB below full-scale.

[^4]:    4 In the acquisition phase.
    5 All digital inputs are forced to VIO or GND as required.

[^5]:    1 This is also the code for an overranged analog input ((INx+) - (INx-), above $\left.V_{\text {REF }}-G N D\right)$.
    2 This is also the code for an underranged analog input ((INx+) - (INx-), below GND).

[^6]:    1 This is also the code for an overranged analog input ((INx+) - (INx-), above $\left.\mathrm{V}_{\text {REF }}-\mathrm{GND}\right)$.
    2 This is also the code for an underranged analog input ((INx+) - (INx-), below GND).

[^7]:    1 X = do not care

